Slide Slide Slide Slide Slide

FPGA-Based Architecture for High Throughput, Flexible and Compact Real-Time GNSS Software Defined Receiver

Title FPGA-Based Architecture for High Throughput, Flexible and Compact Real-Time GNSS Software Defined Receiver
Publication type Conference article
Year of publication 2007
Authors Sauriol, B., Landry, R. Jr
Journal Proceedings of the 2007 National Technical Meeting of the Institute of Navigation, pp. 708-717, San Diego, USA, 22/1/2007.

URL https://lassena.etsmtl.ca/spip.php?article781
Documents PDF
Date of first entry January 2007
Date of last update July 2018
Publication

Sauriol, B., Landry, R. Jr, « FPGA-Based Architecture for High Throughput, Flexible and Compact Real-Time GNSS Software Defined Receiver », Proceedings of the 2007 National Technical Meeting of the Institute of Navigation, pp. 708-717, San Diego, USA, 22/1/2007.


1



COPYRIGHT© 2022 : Powered by the System ReLAN V6.0